4 to 16 decoder using 2 to 4 decoder verilog code • Write the behavioral Verilog code for the 4:16 decoder. Design 4: 16 Decoder constructed using 3:8 Decoders. This is what I tried, but I always seem to get the output as 0: module decoder2x4Beh(a,e,q); input e; input [1 This guide demonstrates how to implement a 4:1 multiplexer using only 2:1 multiplexers in Verilog. Verilog Code for Ripple Carry Adder using Structur. Can someone please look at my code and tell me whats wrong? Jul 16, 2021 · Using Verilog for a 4 to 16 decoder using two 3 to 8 decoders. Verilog. In addition, we provide ‘enable‘ to the input to ensure the decoder is functioning whenever enable is 1 and it is turned off when enable is 0. Reload to refresh your session. . Design a 4-to-16 Decoder using a 3-to-8 Decoder constructed using 2-to-4 Decoders. 1. Here a 4 to 16 decoder have been proposed in reversible logic Peres Gate is an important gate which has a low quantum cost as compared to other gates. The 3:8 decoder has an active high output and active high enables using a minimum number of 2:4 decoders. Īnd (y, ~a, ~a, en) /* 3-input AND gates */ The above waveform displays the VHDL Code for 2 to 4 decoder implementation result. The answer is in EDA Playground, please. Verilog Code for 1:4 Demux using Case statements. Your solution’s ready to go! Our expert help has broken down your problem into an easy-to-learn solution you can count on. Oct 7, 2014 · Using only three 2-to-4 decoders with enable and no other additional gates, implement a 3-to-8 decoder with enable. Based on the input code, only one of the output is selected. d. module decoder_4x16 (d_out, d_in); output [15:0] d_out; input [3:0] d_in; Oct 31, 2024 · Digital circuits4 to 16 decoder using 2 to 4 decoder verilog code Binary decoders: basics, working, truth tables & circuit diagramsBinary decoders: basics, working Decoders are circuits with two or more inputs and 2 n outputs. design a sequence detector to detect the input sequence as 11011 and write HDL code please help me soon if possible 3. Then I tried doing a simulation code but I haven't been able to complete it. Stack Exchange network consists of 183 Q&A communities including Stack Overflow, the largest, most trusted online community for developers to learn, share their knowledge, and build their careers. 1. From Truth Table, it is clear that the first 2:4 decoder is active for EN = 1 and S2 = 0 and generates outputs y3, y2, y1, and y0. but i got the correct implementation by using five 2to4 decoders in which the four output lines of one decoder will be given as input to chip enable of the remaining Question Build a 4x16 decoder using 2x4 decoders in Verilog. 0] for the code input and E for the enable input. The decoder is used for memory address decoding. Verilog HDL program for 4-BIT Parallel Adder; Verilog HDL program for 2 – 4 Decoder; Verilog HDL Program for 3-8 DECODER USING 2-4 DECODER; Verilog HDL Program for 3-8 ENCODER; Verilog HDL Program for 2X1 Multiplexer; Verilog HDL Program for BCD Adder using Parallel Adder; Verilog HDL Program for R-S Flip Flops; Verilog HDL Program for J K Write a Verilog HDL (Structural Modeling) code to implement 4:16 Decoder using only 1:2 Decoder. In the 2:4 decoder, we have 2 input lines and 4 output lines. As you know, a decoder asserts its output line based on the input. 2 : 4 Decoder using Logical Gates (Verilog CODE). Sep 17, 2021 · Module 24DEC( input 1:0din, output 3:0dout ); reg 3:0dout. Follow for placement & career guidance: https://www. Question: II. a) Write Verilog HDL behavioral style code for 2-to-4 decoder. I am sure you are aware of with working of a Multiplexer. y15]. SETPS TO BE FOLLOWED 1. Oct 29, 2021 · Topic: Here is the code for the Decoder and test and the output at the console. 2 to 4 decoder HDL Verilog Code. The fig-1 depicts 2 to 4 decoder schematic symbol and following is the truth table for the same. It will accept 4 bit input and generate seven bit outp Jan 22, 2022 · In this post we are going to share with you the Verilog code of decoder. simulate this circuit – Schematic created using CircuitLab. Verilog Implementation OF Decoder 2:4 in Behavioral Model Aug 29, 2017 · 1 of 8 decoder 1 to 2 decoder verilog 1001 sequence detector 16 bit carry select adder 16 bit carry skip adder 16bit pipeline adder 2 to 4 decoder verilog code 2 to 4 decoder verilog code structural 2 to 4 decoder verilog code using behavioural 2 to 4 decoder with enable verilog code 2:1 Multiplexer Verilog example 2:1 MUX 2:1 MUX Verilog Code May 21, 2023 · To design the 3:8 decoder we need two 2:4 decoders. Design a 4 to 16 decoder using Verilog HDL. 3 3:8 Binary Decoder Verilog Code. b) Write Verilog HDL behavioral style code for a 4-to-16 decoder by instantiation of 2-to-4 decoders. You signed in with another tab or window. In every wireless communication, data security is the main concern. Question: Using Verilog for a 4 to 16 decoder using two 3 to 8 decoders. Draw a circuit for a 4-to-16 decoder using only 2-to-4 decoders. Design of 4 1 of 8 decoder 1 to 2 decoder verilog 1001 sequence detector 16 bit carry select adder 16 bit carry skip adder 16bit pipeline adder 2 to 4 decoder verilog code 2 to 4 decoder verilog code structural 2 to 4 decoder verilog code using behavioural 2 to 4 decoder with enable verilog code 2:1 MUX Verilog Code 2R_ 1C Circuit Step Response 3 8 decoder Aug 29, 2017 · 1 of 8 decoder 1 to 2 decoder verilog 1001 sequence detector 16 bit carry select adder 16 bit carry skip adder 16bit pipeline adder 2 to 4 decoder verilog code 2 to 4 decoder verilog code structural 2 to 4 decoder verilog code using behavioural 2 to 4 decoder with enable verilog code 2:1 Multiplexer Verilog example 2:1 MUX 2:1 MUX Verilog Code Write a Verilog code in structural modelling to implement a 4-bit ring counter using a 2-bit counter and a 2-bit decoder and verify using a test bench Answer StudyX 4 sr latch using gate level modelling verilog code for rtl and testbench Dec 8, 2024 · 🔍 Decoder: Working, Functionality & RTL Design 🔍In this video, we will explore the working and functionality of 1:2 decoder and 2:4 decoder with detailed e Circuit Diagram of 4 to 16 Decoder 4 to 16 Decoder Circuit Applications of Decoders. The code I have for a 3 to 8 decoder is: module Dec3to8( input[2:0] A, input E, output[7:0] D ); assign D[0] = E & ~A[2] & ~A[1] & ~A[0]; assign D[1] = E & ~A[2] & ~A[1] & A[0]; assign RF . March 16, 2020 module bcd_ex3_Dataflow( input a, input b, input c Sep 1, 2017 · 1 of 8 decoder 1 to 2 decoder verilog 1001 sequence detector 16 bit carry select adder 16 bit carry skip adder 16bit pipeline adder 2 to 4 decoder verilog code 2 to 4 decoder verilog code structural 2 to 4 decoder verilog code using behavioural 2 to 4 decoder with enable verilog code 2:1 MUX Verilog Code 2R_ 1C Circuit Step Response 3 8 decoder Jan 1, 2021 · Download Citation | On Jan 1, 2021, Archit Halder and others published Design of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog | Find, read and cite all the research you need on Dec 18, 2020 · 3 to 8 Decoder using Verilog Programming Content to be covered : Decoder -> what is it?Truth TableEnable logic Verilog CodeRTL viewTestbenchStimulation 1. 4 Truth Table. . \ This is verilog, in Vivado 2017. For a 3 : 8 decoder, total number of input lines is 3 and total number of output lines is 8. Aug 29, 2017 · 1 of 8 decoder 1 to 2 decoder verilog 1001 sequence detector 16 bit carry select adder 16 bit carry skip adder 16bit pipeline adder 2 to 4 decoder verilog code 2 to 4 decoder verilog code structural 2 to 4 decoder verilog code using behavioural 2 to 4 decoder with enable verilog code 2:1 MUX Verilog Code 2R_ 1C Circuit Step Response 3 8 decoder Oct 6, 2020 · CODE:module Dec4to16c (e,a,b,c,y);input e,a,b,c;output [15:0] y;wire e0,a0,b0,c0;not (e0,e);not (a0,a);not (b0,b);not (c0,c);and ( y[0],e0,a0,b0,c0);and ( y[ Question: Problem 2 • Design a 4:16 decoder using 2:4 decoders using block diagram. decoder design using verilog and verified using system verilog and also perform code coverage operation using questa sim Resources Jul 2, 2013 · Design of 1 Bit Comparator using Logical Gates (V 4 : 2 Encoder using Logical Gates (Verilog CODE). 2:4 Decoder: 2:4 Decoder Block diagram 2:4 Decoder Schematic Diagram 2:4 Write a verilog code to design a 4_to_16 decoder only using 2_to_4 decoders Your solution’s ready to go! Our expert help has broken down your problem into an easy-to-learn solution you can count on. Based on the input, only one output line will be at logic high. Generic 2's complement Adder/Subtractor Unit . Older system usually use a 16 bits processor (often with a 32 bits 'virtual' capacity), while newer system all use 32 bits processors that can input 4 bytes of information per clock beat for processing. Apr 15, 2015 · This document contains Verilog code for several basic digital logic components: a 4:1 multiplexer, JK flip-flop, 4-to-2 encoder, 2-to-4 decoder, 1:4 demultiplexer, asynchronous counter that counts from 0-3 repeatedly, and a skipping counter that counts 0-1-3-0 repeatedly. May 8, 2021 · 1. v 4 // Function : decoder using case 5 // Coder : Deepak Kumar Tala 6 //----- 7 module decoder_using_case ( 8 binary_in , // 4 bit binary input 9 decoder_out , // 16-bit out 10 enable // Enable for the decoder 11); 12 input [3:0] binary_in ; 13 input enable 2 days ago · Tag: 4 to 16 decoder using 2 to 4 decoder verilog code. com/@UCOv13XusdJl design a 4 to 16 bit decoder using two 3 to 8 bit decoder. Verilog Code module mux_2to1 (input I0, input I1, input S, output Y); assign Y = S ? Design a 4 to 16 decoder using Verilog HDL. This module uses the concept of one-hot decoding where each output would have one output that would correspond to the input. Logic Overview. Sep 1, 2017 · 1 of 8 decoder 1 to 2 decoder verilog 1001 sequence detector 16 bit carry select adder 16 bit carry skip adder 16bit pipeline adder 2 to 4 decoder verilog code 2 to 4 decoder verilog code structural 2 to 4 decoder verilog code using behavioural 2 to 4 decoder with enable verilog code 2:1 MUX Verilog Code 2R_ 1C Circuit Step Response 3 8 decoder Dec 2, 2020 · Verilog Code for 2 to 4 Decoder Behavioral Modelling using Case Statement with Testbench Code. … Question: Design a 4 to 16 bit decoder using TWO 3 to 8 decoders. Verilog Code For 4 To 16 Decoder Using 3 To 8 Decoder - Web Decoder Design Using Predecoding Example 256 output 8 input bits with predecode Ex take groups of 2 input bits Four possibilities activate one of four wires use 2 INVs 4 ANDs Wires along array 22 8 2 4 groups of 4 16 same as non predecoded Each output uses a 4 input AND gate much faster You signed in with another tab or window. Your solution’s ready to go! Enhanced with AI, our expert help has broken down your problem into an easy-to-learn solution you can count on. Toffoli Gate: Let Iv and Ov be the input and output vector of a 3*3 Toffoli Gate (TG) [6,7] respectively, where Iv =(A, B, C) and Ov=(P=A, Q=B, R=AB⊕ C). This 4-to-16 decoder takes one 4-bit input and outputs a 16-bit representation of the input. Write the Verilog code for 4:16, 3:8, and 2:4 Decoders and verify the results using the truth table and show the output waveform. Then I declared two 2-to-4 decoders by mentioning. Design a 5:32 decoder using 2:4 decoder and write the HDL(verilog) code 2. The truth table, logic diagram, and Design a 3- to 8 decoder using two 2-to-4 decoders in Viralog Vivado 2017. Decoder -> what is it? A decoder is a digital circuit, that helps convert an given n coded input to a 2n outputs. here is the schematic that may help you. Use Booth's algorithm to solve the following problems- (i) (−12)10×(7)10 (ii) (−11)10×(−6)10. The Verilog Code and TestBench for Write a 2 to 4 decoder program using Verilog and Structural modeling. The truth table of 2-to-4 line decoder is. 2:4 decoder is explained with its truth table, logical circuit and verilog code. Nov 14, 2022 · Structural Level Coding with Verilog using MUX exa. </p> RF . You need to use the 2:4 decoder as the building block for this 4:16 decoder. Symbol . I wrote the code but for so reason it will not run. #Learnthought #veriloghdl #verilog #vlsidesign #veriloglabprograms Nov 15, 2020 · The Verilog Code and TestBench for 2 to 4 This video provides you details about how can we design a 2 to 4 Decoder using Dataflow Level Modeling in ModelSim. Write verilog code using dataflow or behavioral modelling. Verilog Code of Decoder | 3 to 8 Decoder Verilog Code. Using Verilog for a 4 to 16 decoder using two 3 to 8 decoders. In this post we are sharing with you the Verilog code of different multiplexers such as 2:1 MUX, 4:1 MUX etc. Verilog Code for 4 to 2 Encoder Behavioral Modelling using Nov 3, 2023 · Here, the 4-to-16 decoder is constructed from three instances of a 2-to-4 decoder (dec2to4). //verilog code for function F using 4 to 16 decoder and OR gate module function ( w,x,y,z , // 4 binary inputs F , // 1-bit out ); //input port declarations input w ; input x ; input y ; input z ; //output port declarations output F ; . Two 2:1 Muxes handle the first level of selection, and a third makes the final choice. Jul 15, 2013 Design of Binary to GRAY Code Converter using if-e. Truth Table The enable inputs must be ON for the decoder to function, otherwise its outputs assumes a ‘disabled’ output code word. It finds applications in memory address decoding, multiplexing, and data routing. Decoders. Implement a Combinational logic circuit obtained from your Registration number using Decoder. I can't manage to get all the desired outputs when I run the program. </p> implementation of circuit diagram given in the video decoder using modelsim verilog code and checking as per truth table Verilog Code For 4 To 16 Decoder Verilog Code For 4 To 16 Decoder, Verilog Code For 4 To 16 Decoder Using 3 To 8 Decoder, 2 To 4 Decoder Verilog Code, Veri About. A 4:1 Mux can be built by cascading three 2:1 Muxes. Edit, save, simulate, synthesize SystemVerilog, Verilog, VHDL and other HDLs from your web browser. Provide the internal circuit of a 2-to-4 Decoder using SOP, POS, NAND, NOR logic design. Decoders are used in audio systems to convert analogue audio into digital data. A 4-to-16 decoder is a combinational circuit that activates one of its 16 outputs based on the 4-bit binary input. Verilog Code for Digital Clock - Behavioral model. 1:28 AM Verilog, verilog_examples No comments. I've provided the code below, and I believe I've correctly connected all the ports. Using else if construct: Jan 2, 2020 · 2 to 4 decoder HDL Verilog Code 8月 (16) 7月 (10) 6月 (2) 5月 (54) 4月 (86) 3月 (40) 2月 (85) 1月 (64) Answer to verilog code for 4 to 16 decoder using 2 to 4. The inputs are a four-bit vector W= [w1 w2 w3 w4] and an enable signal En. Problem 2 • Design a 4:16 decoder using 2:4 decoders using block diagram. See full list on geeksforgeeks. You need to use the 2:4 decoder as the building block for this 4:16 decoder Basically, the difference lies in the way the program process information : 2 bytes at a time for 16 bits, 4 for 32 bits. The inputs of the resulting 3-to-8 decoder should be labeled X[2. b. a) Write Verilog HDL behavioral style code for a 2-to-4 decoder. Oct 30, 2022 · Program: To write a Verilog code for a 2:4 Decoder Structural/Gate level modeling: This is in context of the schematic diagram shown above. The outputs are represented by the 16-bit vector Y= [y0 y1 …. the two squares are two 3x8 decoders with enable lines. Why? Because we need to have 8 outputs. First I designed a 2-to-4 decoder. Aug 29, 2017 · 1 of 8 decoder 1 to 2 decoder verilog 1001 sequence detector 16 bit carry select adder 16 bit carry skip adder 16bit pipeline adder 2 to 4 decoder verilog code 2 to 4 decoder verilog code structural 2 to 4 decoder verilog code using behavioural 2 to 4 decoder with enable verilog code 2:1 MUX Verilog Code 2R_ 1C Circuit Step Response 3 8 decoder Decoder. Dec 25, 2016 · 4 to 16 decoder AKA 74HC154. 4 , could you take a look into these codes please? Feb 6, 2023 · The outputs are represented by the 16-bit vector Y = [y0 y1 … y15]. Write a Verilog (HDL) code and write the test bench for verification. GitHub Gist: instantly share code, notes, and snippets. Write a Behavioral Modeling Verilog HDL code for 3-bit even parity generator and checker circuit. Half Subtractor Design using Logical Expression (V 1 : 4 Demultiplexer Design using Gates (Verilog CO 4 to 1 Multiplexer Design using Logical Expression Feb 28, 2015 · you have to design a 4x16 decoder using two 3x8 decoders. April 17, 2018 January 23, 2022 - by admin - 3 Feb 9, 2023 · a. Write the Verilog code for 4:16,3:8 and 2:4 Decoders Verify the results using the truth table and show the output waveform. Design a 4-to-16 decoder using Verilog HDL. org Decoder Design Using Predecoding •Example: 256-output (8 input bits) with predecode –Ex: take groups of 2 input bits •Four possibilities; activate one of four wires (use 2 INVs, 4 ANDs) –Wires along array: 22 * (8/2) = 4 groups of 4 = 16 (same as non-predecoded) –Each output uses a 4-input AND gate (much faster) About Press Copyright Contact us Creators Advertise Developers Terms Privacy Policy & Safety How YouTube works Test new features NFL Sunday Ticket Press Copyright Oct 31, 2013 · Design BCD to 7-Segment Decoder using Verilog Coding Given below Verilog code will convert 4 bit BCD into equivalent seven segment number. I have implemented a 4x16 Decoder using Verilog along with it's test. Write the behavioral Verilog code for the 4:16 decoder. VHDL Code for 2 to 4 decoder; VHDL Code for 4 to 2 Encoder; About Us. 5 days ago · 1 of 8 decoder 1 to 2 decoder verilog 1001 sequence detector 16 bit carry select adder 16 bit carry skip adder 16bit pipeline adder 2 to 4 decoder verilog code 2 to 4 decoder verilog code structural 2 to 4 decoder verilog code using behavioural 2 to 4 decoder with enable verilog code 2:1 Multiplexer Verilog example 2:1 MUX 2:1 MUX Verilog Code Design a 4-to-16 decoder using 2-to-4 decoders only and implement the cuircit in VHDL simulate it's operation to prove that it works as expected Show transcribed image text There are 3 steps to solve this one. For each case the decoder should output a 16-bit digit with only one of the bits high. 4. They decode already coded input to its decoded Oct 2, 2020 · I want to write a behavioral level code for 2 to 4 decoder using for loop in Verilog. The decoders are mainly designed to provide security for data communication by designing standard encryption and decryption algorithms. c. Generally decoder is available as 2 to 4 decoder, 3 to 8 decoder, 4 to 16 decoder, 4 to 10 decoder. Apr 9, 2013 · 4:16 decoder verilog code. Design of 2 to 4 Decoder using CASE Statements (Be. Mar 18, 2016 · I have implemented a 4x16 Decoder using Verilog along with it's test. 4-to-16 Decoder (XDC included): . Here a 4 to 16 decoder have been proposed in reversible logic C. An application for this decoder would be to convert a 4-bit binary value to its hexadecimal representation. Nov 5, 2020 · Stack Exchange Network. the outputs should be labeled Y[7. 4 to 16 decoder using 2 to 4 decoders Hi childs, you started right using two 2to4 decoders and 16 standard and gates but it made four output leds to glow simultaneously for one input data because of the short at the input lines. This page of verilog sourcecode covers HDL code for 2 to 4 decoder using verilog programming language. Here's my current solution. The general block level diagram of a Multiplexer is shown below. write a verilog code using data flow modeling. Build a 4x16 decoder using 2x4 decoders in Verilog. Verilog Code for Full Adder using two Half adders. Here is the code for the Decoder and test, and the output at the console: 4x16 Decoder: Aug 29, 2017 · Tag: 4 to 16 decoder using 2 to 4 decoder verilog code. A decoder various applications such as data multiplexing and… Jun 29, 2022 · 1. The code I have for a 3 to 8 decoder is: module Dec3to8( input[2:0] A, input E, output[7:0] D ); assign D[0] = E & ~A[2] & ~A[1] & ~A[0]; assign D[1] = E & ~A[2] & ~A[1] & A[0]; assign D[2] = E & ~A[2] & A[1] & ~A[0]; assign D[3] = E & 1. You switched accounts on another tab or window. May 15, 2020 · Verilog Code / VLSI program for 2 to 4 Decoder Structural/Gate Level Modelling with Testbench Code. Design a JK-FF using behavioral level and design a master -slave using Aug 29, 2017 · 1 of 8 decoder 1 to 2 decoder verilog 1001 sequence detector 16 bit carry select adder 16 bit carry skip adder 16bit pipeline adder 2 to 4 decoder verilog code 2 to 4 decoder verilog code structural 2 to 4 decoder verilog code using behavioural 2 to 4 decoder with enable verilog code 2:1 Multiplexer Verilog example 2:1 MUX 2:1 MUX Verilog Code It has multiple inputs as well as multiple outputs. However, I'm encountering problems with the output. </p> Answer to Implement the following function using 4: 16 decoder. Sep 25, 2023 · I'm currently working on a Verilog project where I'm attempting to run a testbench for a 4x16 decoder using a 2x4 decoder. 4 To 16 Decoder Using 2 To 4 Decoder Verilog Code Fasrpub 4 To 16 Decoder Verilog Code: Content: Solution: File Format: DOC: File size: 3. Developed into a circuit it looks like. The decoder behaves exactly opposite of the encoder. b) Write Verilog HDL behavioral style code for 4-to-16 decoder by instantiation of 2-to-4 Mar 20, 2021 · 1. 0]. youtube. 2bit Parallel to serial. Each instance processes a subset of the input, and the resulting signals are concatenated to produce Feb 1, 2022 · 2:1 MUX Verilog Code 4:1 MUX Verilog Code Multiplexer Verilog Code . This project showcases the design and implementation of such a decoder using Verilog and the Microwind layout tool. Figure: Gate Level Representation of 2 to 4 Line Decoder (Logic Diagram) Block Diagram: Verilog Code: (a). April 17, 2018 January 23, 2022 - by admin - 3 Design a 4 to 16 decoder using 2 to 4 decoder. The decoder as shown in the figure above decodes the 5-bit address input and outputs a 32-bit signal to select the address being written in the memory. The 4-bit Ripple Carry Adder VHDL Code can be Easily Constructed by Port Mapping 4 Full Adder. 4mb: Number of Pages: 7+ pages: Publication Date: September 2021 : Open 4 To 16 Decoder Using 2 To 4 Decoder Verilog Code Fasrpub Generally decoder is available as 2 to 4 decoder, 3 to 8 decoder, 4 to 16 decoder, 4 to 10 decoder. Decoder. A single Peres gate can give generate and Jun 11, 2023 · This video help to learn verilog hdl program for 2 to 4 decoder using behavioral modeling. b) Write Verilog HDL behavioral style code for 4-to-16 decoder by instantiation of 2-to-4 Question: Problem 2 Design a 4:16 decoder using 2:4 decoders using block diagram. You signed out in another tab or window. a. In this Verilog project, Verilog code for decoder is presented. the three selection lines of each decoders are connected together as common line(X,Y,Z) , the enable lines are ACTIVE LOW, they are also connected together with a common line W Question: 4) Implement a 2-4 decoder module using Verilog, call it DECODER_2_TO_4 Inputs: S[1:0] - input control bits Outputs: D[3:0] - decoder output bits Show transcribed image text There’s just one step to solve this. A decoder is a combinational logic circuit that has ‘n’ input signal lines and 2 n output lines. Jan-7-2025 : Decoder - Using case Statement : 1 //----- 2 // Design Name : decoder_using_case 3 // File Name : decoder_using_case. Answer to Verilog code for 3 to 8 decoder using 2 to 4. to Binary Binary to Gray Full Adder 3 to 8 Decoder 8 to 3 .
cxy vyst eftpw fzxzf bixyxy liqv mwznp qcgymhw btvxq tzwgz zjslt wjvj ezdkng kfvet wiji